Journal of Modern Power Systems and Clean Energy

ISSN 2196-5625 CN 32-1884/TK

网刊加载中。。。

使用Chrome浏览器效果最佳,继续浏览,你可能不会看到最佳的展示效果,

确定继续浏览么?

复制成功,请在其他浏览器进行阅读

Effects of Control Loop Interactions on Maximum Power Transfer Capability of Weak-grid-tied Grid-following Inverters  PDF

  • Weihua Zhou 1
  • Mohammad Hasan Ravanji 2
  • Nabil Mohammed 1
  • Behrooz Bahrani 1
1. Department of Electrical and Computer Systems Engineering, Monash University, Melbourne, 3800 Victoria, Australia; 2. Department of Electrical Engineering, Sharif University of Technology, 14588-89694 Tehran, Iran

Updated:2025-05-21

DOI:10.35833/MPCE.2024.000136

  • Full Text
  • Figs & Tabs
  • References
  • Authors
  • About
CITE
OUTLINE

Abstract

The maximum power transfer capability (MPTC) of phase-locked loop (PLL)-based grid-following inverters is often limited under weak-grid conditions due to passivity violations caused by operating-point-dependent control loops. This paper reveals and compares the mechanisms of these violations across different control strategies. Using admittance decomposition and full-order state-space models for eigenvalue analysis, MPTC limitations from control loops and their interactions are identified. The small-signal stabilities of different control loops are compared under varying grid strength, and both static and dynamic MPTCs for each control mode are examined. This paper also explores how control loop interactions impact the MPTC, offering insights for tuning control loops to enhance stability in weak grids. For example, fast power control improves the MPTC when paired with a slow PLL, while power control has minimal effect when the PLL is sufficiently fast. The findings are validated through frequency scanning, eigenvalue analysis, simulations, and experiments.

I. Introduction

PHASE-LOCKED loop (PLL)-based grid-following inverters (GFLIs) are widely used for renewable energy integration [

1]. In addition to basic alternating current control (ACC) and PLL, various additional control loops such as active power control (APC), reactive power control (RPC), DC-link voltage control (DVC), and alternating voltage control (AVC) are commonly employed [2], [3]. However, the interactions between these nonlinear control loops and weak grids, characterized by low short-circuit ratios (SCRs), can limit the maximum power transfer capability (MPTC) [4], [5]. Therefore, it is crucial to develop a fundamental understanding of the MPTC limitations imposed by these control loops.

In addition to the dynamic MPTC induced by control interactions, the static MPTC, which depends on grid SCR and reactive power transfer rather than control dynamics, can also be limited by the power-angle relationship [

6], [7]. It is assumed in [6] and [7] that the static MPTC is always larger than the dynamic MPTC, and can only be achieved if a sufficiently slow PLL is used. However, whether this assumption consistently holds requires further investigation. In [6], the ACC, APC, and AVC are proven to have negligible effects on the dynamic MPTC compared with the PLL, indicating that the minimum SCR for rated active power injection is 1.32 when only the PLL is considered. In contrast, [8] shows that a faster ACC provides higher positive damping to the point-of-common-coupling (PCC) voltage in the current-control time scale when only the ACC is considered. Nevertheless, focusing solely on the PLL or ACC, as in [6], [8], may oversimplify the dynamic MPTC. The coupling effects of ACC-PLL on dynamic MPTC are explored in [9]-[11], [12]-[14], and [15], [16] to improve the designs of PLL, ACC, and auxiliary stability enhancement modules, respectively. However, the effects of power and voltage control on dynamic MPTC are neglected in [9]-[16].

The effects of APC and DVC on dynamic MPTC are discussed in [

17], where both ACC and PLL are omitted, showing that faster DVC and slower APC improve weak-grid stability. In [7] and [18], the effects of APC, AVC, and PLL are examined, while the ACC is still ignored. It is shown in [18] that a fast AVC or PLL enhances dynamic MPTC, while [7] indicates that a slow APC, AVC, or PLL extends dynamic MPTC. In contrast, [19]-[21] consider the effects of APC, AVC, PLL, and ACC, concluding that AVC can reduce dynamic MPTC. However, these studies assume that the cascaded loops are decoupled, thereby overlooking the impact of control interactions on dynamic MPTC.

The control interactions between the DVC and PLL are examined in [

22]-[24], showing that instability in the PCC voltage and DC-link voltage can arise from the coupling between the DVC and PLL at high power output. This coupling can be mitigated by increasing the DVC bandwidth or reducing the PLL bandwidth. The control interaction between the DVC and AVC is explored in [25], revealing that the AVC introduces negative damping to the DVC, which can be reduced by increasing the AVC bandwidth. The interaction between APC and PLL is studied in [26]-[29], indicating that a faster APC introduces more negative damping to the PLL-dominant oscillation mode. Further, the control interactions between any two controllers (ACC, PLL, APC, and AVC) are analyzed in [30]. It is shown that a fast ACC and a slow APC improve the dynamic MPTC across a wide range of PLL bandwidth, while a fast AVC increases the MPTC when the PLL bandwidth is low and vice versa. Additionally, APC exhibits minimal coupling with ACC, while increasing the AVC bandwidth clearly improves dynamic MPTC across a wide range of ACC bandwidth. Moreover, reducing the APC bandwidth enhances dynamic MPTC over a wide range of AVC bandwidth.

Based on the above literature review, several research gaps can be identified. First, most existing studies focus on the effects of only one or two control loops such as PLL or ACC, while neglecting the coupling effects between multiple control loops. Second, the state-space and admittance methods employed in prior studies have limitations in capturing insights of eigenvalue analysis and the mechanisms behind passivity violations. Finally, a more systematic and comparative investigation is needed to fully understand the impact of reactive power, considering both static and dynamic MPTCs.

To address the identified research gaps, this paper conducts a comparative analysis of the effects of control loop interactions on both static and dynamic MPTCs, utilizing state-space and admittance methods. The key contributions of this paper are summarized as follows.

1) Sequential derivation of state-space, real-space-vector, and complex-space-vector representations, enabling the analysis of eigenvalue-based dominant-mode relocation and admittance-based passivity violation mechanisms.

2) Decomposed admittance models that reveal the contributions of individual control loops to admittance passivity and identify the coupling effects of the ACC, PLL, and power control on the MPTC.

3) Demonstration that open-loop power control (OLPC) and closed-loop power control (CLPC) have limited effects on admittance reshaping when the PLL is sufficiently fast. However, a fast ACC or power control significantly improves the MPTC when a slow PLL is used.

The remainder of this paper is organized as follows. Section II presents the MPTC of GFLI. The studied system is described, and the impact of the PLL on MPTC is analyzed. Section III explores the effects of OLPC and CLPC on MPTC. Experimental verification is provided in Section IV. Finally, conclusions are drawn in Section V.

II. MPTC of GFLI

A. System Description

Figure 1 illustrates the single-line diagram of a GFLI, which is equipped with an inductance filter Lf and its parasitic resistance Rf. The grid impedance is modeled as a resistor Rg in series with an inductor Lg. A synchronous-reference-frame PLL aligns the phase angle of the injected current with the PCC voltage. The proportional-integral (PI)-controller-based ACC incorporates a PCC-voltage feed-forward channel with coefficient γ, along with dq-axis decoupling capability. Two first-order low-pass filters with time constants Tv and Ti are used to filter out high-frequency measurement noise from v2,dqc,r and ig,dqc,r, respectively. The superscript c indicates the controller reference frame, while r denotes the real space vector. Power regulation can be achieved using either OLPC or CLPC. Other parameters are provided in Table SAI in Supplementary Material A.

Fig. 1  Single-line diagram of a GFLI.

B. Impact of PLL on MPTC

The theoretical derivation of the admittance interactions between the ACC and PLL is detailed in Supplementary Material B. Building on this, the impact of the PLL on MPTC is investigated as follows.

1) PLL-induced MPTC Ignoring PCC Voltage Variation

The contribution of PLL to the qq- and dq-axis admittance components of Yclpll,m can be derived from (S6) in Supplementary Material B as:

-Gi,pll,qqm,ps=-Ig,dGplls+V2,dGpll-Gi,pll,dqm,qs=Ig,qGplls+V2,dGpll (1)

where Gi,pll,qqm,p and Gi,pll,dqm,q are the qq-axis component of active-current-related admittance Gi,pllm,p and the dq-axis component of reactive-current-related admittance Gi,pllm,q, respectively; Gpll is the PLL contrller; Ig,d and Ig,q are the d- and q-axis active currents, respectively; and V2,d is the PCC voltage. At the DC frequency point, (1) becomes:

-Gi,pll,qqm,ps=0=-Ig,dV2,d-Gi,pll,dqm,qs=0=Ig,qV2,d (2)

Equation (2) indicates that the qq-axis admittance behaves as a negative resistor under inverter mode, while the dq-axis admittance behaves as a negative or positive resistor depending on whether there is reactive current absorption or injection, respectively.

Since the qq-axis admittance component plays a crucial role in determining the MPTC of the GFLI [

31], Fig. 2 illustrates the vector diagrams of -Gi,pll,qqm,p expressed in (1), and the qq-axis grid admittance component Yg,qqm, as the active current Ig,d and PLL bandwidth ωpll increase. The phase angles of -Gi,pll,qqm,p and Yg,qqm at the low-frequency point ωinvest, denoted as σ and -ϕ, are confined within 90°,180° and -90°,0°, respectively. Adverse control interactions are assumed to occur when the phase angle difference exceeds 180° at the point where their magnitudes intersect. It is important to note that accurate stability analysis should be performed using the generalized Nyquist criterion or eigenvalue locus analysis.

Fig. 2  Vector diagrams of -Gi,pll,qqm,p and Yg,qqm. (a) Increase in active current Ig,d. (b) Increase in PLL bandwidth ωpll.

Equation (1) shows that excessive d-axis current injection increases the magnitude of -Gi,pll,qqm,p while keeping its phase angle σ unchanged, which induces instability. This behavior is depicted in Fig. 2(a) as:

-Gi,pll,qq,1m,p<Yg,qq,1m    σ1+ϕ1>180°,Ig,d increases-Gi,pll,qq,2m,p>Yg,qq,1m    σ1+ϕ1>180°,stability decreases (3)

It can be derived from (1) that a high PLL bandwidth increases both the magnitude and phase angle of -Gi,pll,qqm,p, as shown in Supplementary Material C, which induces instability. This behavior is depicted in Fig. 2(b) as:

-Gi,pll,qq,3m,p<Yg,qq,2m    σ3+ϕ2>180°,ωpll increases-Gi,pll,qq,4m,p>Yg,qq,2m    σ4+ϕ2>180°,stability decreases (4)

The Bode diagrams of the measured and analytical input admittance Yclpll,m of GFLI are plotted, as shown in Fig. 3. In the legend of Fig. 3, the three numbers represent the values of active current Ig,dpu, reactive current Ig,qpu, and PLL bandwidth ωpll, respectively; and Ydd, Ydq, Yqq, and Yqd are the dd-, dq-, qq-, and qd-components of input matrix Yclpll,m of GFLI, respectively. The grid is modeled as an ideal voltage source to maintain the PCC voltage v2,ds constant. As expected, increased active power injection only increases the qq-axis admittance magnitude, while increased reactive power absorption increases only the dq-axis admittance magnitude, which is consistent with (1).

Fig. 3  Effects of active current Ig,dpu, reactive current Ig,qpu, and PLL bandwidth ωpll on input admittance Yclpll,m of GFLI.

Figure 4 illustrates the eigenvalue loci of the system. The PCC voltage v2,ds is assumed to remain constant to prevent power-angle-relation violations.

Fig. 4  Eigenvalue loci of system as active power ppu increases from 0.1 p.u. to 5.0 p.u.. (a) SCR changes with ωpll=697 rad/s, qpu=0 p.u., and ωacc=400 rad/s. (b) PLL bandwidth ωpll changes with SCR=2.0, qpu=0 p.u., and ωacc=400 rad/s. (c) Reactive power qpu changes with SCR=2.0, ωpll=697 rad/s, and ωacc=400 rad/s. (d) ACC bandwidth ωacc changes with SCR=2.0, ωpll=697 rad/s, and qpu=0 p.u..

The plot shows that the PLL-induced eigenvalue pair shifts into the right-half plane when high active power is injected. In Fig. 4(a), decreasing the SCR from 3.0 to 2.0 and 1.0 with ϕ=80° reduces the PLL-induced dynamic MPTC, denoted as ppll,maxpu, from 2.6 p.u. to 1.1 and 0.1 p.u., respectively. In Fig. 4(b), increasing ωpll from 697 rad/s to 1394 and 2091 rad/s slightly decreases ppll,maxpu from 1.1 p.u. to 1.0 and 0.9 p.u., respectively. Figure 4(c) shows that increasing qpu from 0.3 p.u. to 0.6 and 0.9 p.u. reduces ppll,maxpu from 0.9 p.u. to 0.6 and 0.4 p.u., respectively. Lastly, Fig. 4(d) indicates that increasing the ACC bandwidth ωacc from 400 rad/s to 4000 rad/s and 8000 rad/s improves low-frequency stability, aligning with the insights in (S6) of Supplementary Material B. However, higher ωacc results in high-frequency instability induced by time delay. Therefore, a trade-off between high- and low-frequency stability should be considered when tuning the ACC.

Figure 5(a) shows simulation results of the PLL-induced MPTC ppll,maxpu with SCR=1.0, ϕ=80°, and ωacc=400 rad/s. It is evident that when the reference value of reactive power qrefpu=0 p.u. and ωpll=697 rad/s, the system becomes unstable and oscillates at 1.8 Hz when the reference value of active power prefpu increases from 0.1 p.u. to 0.15 p.u. at 25 s, aligning with Fig. 4(a). Stable injection of 0.35 p.u. active power is achieved by decreasing ωpll from 697 rad/s to 69.7 rad/s at 30 s, which corresponds to the behavior of the eigenvalue loci in Fig. 4(b). The system becomes unstable when 0.41 p.u. active power is injected at 45 s and regains stability at 48 s with the injection of 0.5 p.u. reactive power. The power-angle-induced MPTCs without reactive power injection and with 0.5 p.u. reactive power injection pmax1pu are 0.4 p.u. and 0.83 p.u., respectively. Thus, the instability observed between 25 s and 30 s and between 45 s and 48 s results from adverse control interaction and violations of power-angle relation, respectively. In Fig. 5(a), pgfli1pu is the maximum transferable active power.

Fig. 5  Time-domain simulation of system. (a) PLL-induced MPTC. (b) ACC-induced high-frequency instability.

Figure 5(b) presents the simulation results with SCR=2.0, ϕ=80°, ωpll=697 rad/s, prefpu=0.1 p.u., and qrefpu=0 p.u.. The system clearly oscillates at 240 Hz when ωacc increases from 4000 rad/s to 8000 rad/s at 1 s, consistent with Fig. 4(d).

2) PLL-induced MPTC Considering PCC Voltage Variation

Since increasing active power injection under an inductive grid slightly decreases the PCC voltage v2,ds, this leads to a slight increase in the PLL-related admittance components in (1) and a corresponding decrease in the stability margin. Therefore, the PLL-induced MPTC obtained from Fig. 4(a), (b), and (d) may be marginally higher than the actual PLL-induced MPTC. Specifically, the PLL-induced MPTC with SCR=1.0 slightly decreases from 0.119 p.u. in Fig. 4(a) to 0.118 p.u. in Fig. 6(a), confirming this observation.

Fig. 6  Eigenvalue loci of system considering variation of PCC voltage v2,ds. (a) SCR=1.0, ωpll=697 rad/s, qpu=0 p.u., and ωacc=400 rad/s. (b) SCR=2.0, ωpll=697 rad/s, qpu=0.3-1.5 p.u. (with qpu=0.9 p.u. as verification), and ωacc=400 rad/s. (c) prefpu=0.99 p.u. and qrefpu=0.9 p.u.. (d) prefpu=1.01 p.u., qrefpu=0.9 p.u..

Since increasing reactive power injection under inductive grid conditions significantly increases v2,ds, this results in a noticeable decrease in the PLL-related admittance components in (1) and thus an increase in the stability margin. Consequently, the PLL-induced MPTC observed in Fig. 4(c) may be smaller than the actual PLL-induced MPTC. Specifically, when qpu is 0.3 p.u. and 0.9 p.u., the PLL-induced MPTC increases from 0.90 p.u. and 0.48 p.u. in Fig. 4(c) to 1.00 p.u. and 1.00 p.u. in Fig. 6(b). However, the MPTC decreases when reactive power injection rises to 1.2 p.u. and 1.5 p.u.. Additionally, the oscillation frequency slightly decreases as reactive power injection increases. Figure 6(c) and (d) provides simulation verification of the results shown in Fig. 6(b).

Based on Section II, several insights into the MPTC of the ACC-PLL GFLI can be drawn. First, while the ACC itself does not directly limit the MPTC, the PLL-induced MPTC ppll,maxpu decreases as the ACC bandwidth ωacc decreases. Second, the power-angle-violation-induced MPTC pmax1pu can be considered the theoretical upper limit regardless of the control strategy employed. pgfli1pu decreases from pmax1pu to ppll,maxpu if the PLL bandwidth ωpll is sufficiently large. Third, increasing the SCR boosts both pmax1pu and ppll,maxpu, while increasing reactive power injection increases pmax1pu but decreases ppll,maxpu.

III. Effects of OLPC and CLPC on MPTC

A. MPTC of GFLI with OLPC

1) Admittance Interactions of ACC, PLL, and OLPC

Based on (S1) in Supplementary Material B and the block diagram of the OLPC in Fig. 7(a), with detailed expressions provided in Supplementary Material D, the closed-loop response of Δig,dqs in Fig. S1(c) considering the OLPC can be derived as:

Δig,dqs=GclaccGpqolΔSref+Δig,dqs1+Δig,dqs2+Δig,dqs3Δig,dqs1=Gi,pll+Δv2,dqs+Gi,pll-Δv2,dqs*Δig,dqs2=Yclacc-Gv,pll+Δv2,dqs-Gv,pll-Δv2,dqs*Δig,dqs3=GclaccGv,pq-olGv,lpf*Gv,pll+*Δv2,dqs*+Gv,pll-*Δv2,dqs (5)

Fig. 7  Reformulation of block diagrams. (a) OLPC. (b) CLPC.

where Δig,dqs1 shows the effect of PLL itself; Δig,dqs2 shows the interactions of ACC and PLL; and Δig,dqs shows the interactions of ACC, PLL, and OLPC. The definitions of variables in these equations can be found in Supplementary Material B, and are not given here. Compared with (S5) in Supplementary Material B, the OLPC introduces an additional Δig,dqs3 in (5), which can be reformulated as:

-Δig,ds3+jΔig,qs3=GaccGdela-jbIg,d+jIg,qV2,d1+sTva2+b2Δv2,ds-jsΔv2,qss+V2,dGpll (6)
a=Rf+sLf+GaccGdelGi,lpfb=1-GdelGi,lpfω1Lf (7)

Equation (6) can be reformulated as:

-Δig,ds3Δig,qs3=Yolpc3,mΔv2,dsΔv2,qs=Gclacc,mGv,pqm1Gv,pllm1V2,d1+sTvΔv2,dsΔv2,qs (8)
Gclacc,m=GaccGdela2+b2ab-baGv,pllm1=100-ss+V2,dGpllGv,pqm1=Ig,d-Ig,qIg,qIg,d (9)

The definitions of variables in the above equations can be found in Supplementary Material B. Clearly, Gv,pllm1 makes the contribution of OLPC to the input admittance asymmetry. Furthermore, Yolpc3,m in (8) can be decomposed as:

Yolpc3,m=Yolpc3,m,p+Yolpc3,m,q=GaccGdela-bss+V2,dGpll-b-ass+V2,dGpllIg,dV2,d1+sTva2+b2+GaccGdelbass+V2,dGplla-bss+V2,dGpllIg,qV2,d1+sTva2+b2 (10)

where Yolpc3,m,p and Yolpc3,m,q represent the admittance components of Yolpc3,m related to active current and reactive current, respectively. Similar to the effect of the PLL on the input admittance of the GFLI Yclpll,m, the PLL does not influence the dd- and qd-axis components of Yolpc3,m. However, the ACC, PLL, and OLPC all impact the dq- and qq-axis admittance components. Unlike the effects of active and reactive currents on Yclpll,m, both the active and reactive currents influence all four admittance components of Yolpc3,m. Since a>b, the active current predominantly affects the dd- and qq-axis admittance components, while the reactive current primarily influences the dq- and qd-axis components. Figure 8(a), derived from (5), presents the equivalent circuit model of the GFLI with OLPC. In this model, the impedance/admittance contributions from the filter, ACC, active current via PLL, reactive current via PLL, active current via OLPC, and reactive current via OLPC are represented by Z1m, Z2m, Y3m, Y4m, Y5m, and Y6m, respectively. The corresponding expressions are provided in the fourth row of Table I, where Z1m, Z2m, Y3m-Y8m represent the impedance/admittance components induced by the L filter, ACC, active current effect via PLL, reactive current effect via PLL, active current effect via OLPC, reactive current effect via OLPC, active current effect via CLPC, and reactive current effect via CLPC, respectively.

Fig. 8  Equivalent circuit model of system. (a) GFLI with OLPC. (b) GFLI with CLPC.

TABLE I  EXPRESSIONS OF DECOMPOSED IMPEDANCE/ADMITTANCE COMPONENTS
ControlZ1mZ2mY3mY4mY5mY6mY7mY8m
GFLI with ACC Zclacc1,m Zclacc2,m
GFLI with ACC-PLL Gv,pllm-1Zclacc1,m Gv,pllm-1Zclacc2,m -Gi,pllm,p -Gi,pllm,q
GFLI with OLPC Gv,pllm-1Zclacc1,m Gv,pllm-1Zclacc2,m -Gi,pllm,p -Gi,pllm,q Yolpc3,m,p Yolpc3,m,q
GFLI with CLPC Gpqm2Gv,pllm-1Zclacc1,m Gpqm2Gv,pllm-1Zclacc2,m -Gi,pllm,p -Gi,pllm,q Yclpc5,m,p Yclpc5,m,q

2) OLPC-induced MPTC

Figure 9 illustrates the vector diagrams of the qq-axis components of Yolpc3,m,p and Yolpc3,m,q in (10), i.e., Yol,qqpc3,m,p and Yol,qqpc3,m,q, at the investigated low-frequency point ωinvest. Figure 9(a) shows that increasing active current injection increases the admittance magnitude while keeping its phase angle σ1 between 90°,180° unchanged. Similarly, increasing the reactive current absorption increases the admittance magnitude and maintains its phase angle σ2 between -90°,0° unchanged. This implies that active current injection weakens system stability, while reactive current absorption improves it. Additionally, the OLPC directly links reactive current to the qq-axis admittance, which contrasts with the case of GFLI with ACC-PLL, where the qq-axis admittance is indirectly influenced by the reactive current through PCC voltage perturbation. In addition, Fig. 9(b) shows that increasing the PLL bandwidth ωpll decreases the magnitudes of Yol,qqpc3,m,p and Yol,qqpc3,m,q. This suggests that the dq- and qq-axis admittance components of GFLI with ACC-PLL and OLPC may become similar if the PLL bandwidth is sufficiently wide.

Fig. 9  Vector diagrams of Yol,qqpc3,m,p and Yol,qqpc3,m,q. (a) Variations in active and reactive currents. (b) Changes in PLL bandwidth ωpll.

Figure 10 shows the measured and analytical input admittances of the GFLI with OLPC, where in the legend, the three numbers represent the values of active current Ig,dpu, reactive current Ig,qpu, and PLL bandwidth ωpll, respectively. The grid is emulated as an ideal voltage source to maintain a constant PCC voltage v2,ds. Clearly, increased active or reactive power injection raises the magnitudes of all four admittance components, which is consistent with (10).

Fig. 10  Measured and analytical input admittances of GFLI with OLPC.

Additionally, the PLL influences only the dq- and qq-axis admittance components, which also aligns with (10). The DC admittance of the GFLI with OLPC in Fig. 10 is -Gv,pqol,m, which agrees with Fig. 7(a). Specifically, the DC dd-, dq-, qd-, and qq-axis admittance components behave as positive, negative, negative, and negative resistors, respectively, when active current is injected and reactive current is absorbed.

Figure 11 illustrates the eigenvalue loci of the system with OLPC as the active power ppu increases, assuming a constant PCC voltage v2,ds to avoid violation of power-angle relation. In Fig. 11(a), reducing the SCR from 3.0 to 2.0 and 1.0 with ϕ=80° decreases the OLPC-induced MPTC polpc,maxpu from 1.4 p.u. to 0.8 p.u. and 0.1 p.u., respectively. Figure 11(b) shows that increasing ωpll from 697 rad/s to 1394 rad/s and 2091 rad/s leaves polpc,maxpu almost unchanged at 0.8 p.u.. Compared with Fig. 4(b), an additional eigenvalue induced by the OLPC appears at the origin. In Fig. 11(c), increasing qpu from 0.3 p.u. to 0.6 p.u. and 0.9 p.u. slightly reduces polpc,maxpu from 0.7 p.u. to 0.6 p.u. and 0.4 p.u.. Finally, Fig. 11(d) demonstrates that increasing the ACC bandwidth ωacc from 400 rad/s to 600 rad/s and 800 rad/s improves the low-frequency stability.

Fig. 11  Eigenvalue loci of system with OLPC as active power ppu increases. (a) SCR variation with ωpll=697 rad/s, qpu=0 p.u., and ωacc=400 rad/s. (b) PLL bandwidth ωpll variation with SCR=2.0, qpu=0 p.u., and ωacc=400 rad/s. (c) Reactive power qpu variation with SCR=2.0, ωpll=697 rad/s, and ωacc=400 rad/s. (d) ACC bandwidth ωacc variation with SCR=2.0, ωpll=697 rad/s, and qpu=0 p.u..

Figure 12(a) shows the eigenvalue loci of the system considering variations in PCC voltage v2,ds. The figure demonstrates that the MPTC polpc,maxpu increases as qpu increases from 0.3 p.u. to 0.9 p.u., but decreases when qpu further increases from 0.9 p.u. to 1.5 p.u.. Unlike the oscillation frequency of GFLI with ACC-PLL shown in Fig. 6(b), the oscillation frequency of the GFLI with OLPC slightly increases as qpu increases. Figure 13 shows the Bode diagrams of the dq- and qq-axis admittance components of the GFLIs with ACC-PLL, OLPC, and CLPC as the PLL bandwidth ωpll increases. This indicates that when the PLL is sufficiently fast, the PLL and OLPC contribute independently to the input admittance, with no coupling between them, which aligns with the insight derived from (12).

Fig. 12  Eigenvalue loci for SCR=2.0, ωpll=697 rad/s, qpu=0.3, 0.6, 0.9, 1.2, 1.5 p.u., and ωacc=400 rad/s considering variation of PCC voltage v2,ds. (a) GFLI with OLPC. (b) GFLI with CLPC and ωpc=40 rad/s.

Fig. 13  Bode diagrams of dq- and qq-axis admittance components of GFLIs with ACC-PLL, OLPC, and CLPC with prefpu=1.0 p.u., qrefpu=1.0 p.u., ωpc=640 rad/s, and increase of PLL bandwidth ωpll.

B. MPTC of GFLI with CLPC

1) Admittance Interactions of ACC, PLL, and CLPC

The closed-loop response of Δig,dqs in Fig. SB1(c) in Supplementary Material B considering the CLPC can be derived as (11), where the definitions of variables can be found in the Supplementary Material B.

Δig,dqs=GclaccGpqΔSref1+GclaccGpqGi,pqGi,lpf+Δig,dqs1+Δig,dqs4+Δig,dqs5Δig,dqs1=Gi,pll+Δv2,dqs+Gi,pll-Δv2,dqs*Δig,dqs4=Yclacc-Gv,pll+Δv2,dqs-Gv,pll-Δv2,dqs*1+GclaccGpqGi,pqGi,lpfΔig,dqs5=GclaccGpqGv,pq-Gv,lpf*-Gv,pll-*Δv2,dqs-Gv,pll+*Δv2,dqs*1+GclaccGpqGi,pqGi,lpf (11)

Δig,dqs5 can be reformulated as:

-Δig,ds5+jΔig,qs5=1cGpqd-jbIg,d+jIg,qΔv2,ds-jss+V2,dGpllΔv2,qs (12)
c=1GaccGdel1+sTv,lpfd2+b2d=a+V2,dGi,lpfGaccGdelGpq (13)

Equation (12) can be reformulated as:

-Δig,ds5Δig,qs5=Yclpc5,mΔv2,dsΔv2,qs=Gpqm1Gv,pqm1Gv,pllm1Δv2,dsΔv2,qs (14)

where Gpqm1=Gpqcdb-bd. Equation (14) can be further decomposed as:

Yclpc5,m=Yclpc5,m,p+Yclpc5,m,q=d-bss+V2,dGpll-b-dss+V2,dGpllGpqIg,dc+bdss+V2,dGplld-bss+V2,dGpllGpqIg,qc (15)

where Yclpc5,m,p and Yclpc5,m,q are the active-current- and reactive-current-related admittance components of Yclpc5,m, respectively. Similar to Yolpc3,m in (10), the PLL does not affect the dd- and qd-axis components of Yclpc5,m, while all ACC, PLL, and CLPC affect the dq- and qq-axis components. Additionally, all four components of Yclpc5,m are influenced by both active and reactive currents. Specifically, active power primarily affects the dd- and qq-axis components, whereas reactive power predominantly impacts the dq- and qd-axis components. Based on (11), Fig. 8(b) establishes the equivalent circuit model of the GFLI with CLPC, where the impedance/admittance contributions of the filter, ACC, active current via PLL, reactive current via PLL, active current via CLPC, and reactive current via CLPC are modeled as Z1m, Z2m, Y3m, Y4m, Y7m, and Y8m, respectively. Their expressions are listed in the fifth row of Table I, and Gpqm2 is expressed as:

Gpqm2=I2×2+Gclacc,mGpqmGi,pqmGi,lpfm (16)

2) CLPC-induced MPTC

Since (10) and (15) share similar formats, the effects of active/reactive current and PLL bandwidth on the input admittance of the GFLIs with OLPC and CLPC are likely to exhibit the same trends. These trends are illustrated in Fig. 9.

Figure 14 shows the measured and analytical input admittances of the GFLI with CLPC. In the legend, the four numbers represent the values of active current Ig,dpu, reactive current Ig,qpu, PLL bandwidth ωpll, and PC bandwidth ωpc, respectively.

Fig. 14  Measured and analytical input admittances of GFLI with CLPC.

The grid is emulated as an ideal voltage source to maintain a constant PCC voltage v2,ds. It is clear that a large Ig,dpu primarily increases the dd- and qq-axis admittance magnitudes, whereas a large Ig,qpu mainly increases the dq- and qq-axis admittance magnitudes. The PLL affects only the dq- and qq-axis admittance components. Additionally, power controller parameters influence all four components. These observations are consistent with (15).

Figure 15 shows the eigenvalue loci of the system with CLPC. A constant PCC voltage v2,ds is assumed to avoid violation of the power-angle relation. Compared with Figs. 4 and 11, the CLPC introduces a pair of real eigenvalues. Figure 15(a) shows that decreasing the SCR from 3.0 to 2.0 and 1.0 with ϕ=80° reduces the CLPC-induced MPTC pclpc,maxpu from 1.9 p.u. to 1.1 p.u. and 0.1 p.u., respectively. The slight difference from the system with ACC and PLC, as shown in Fig. 4(a), arises because the CLPC-induced eigenvalue determines the MPTC when SCR is 3.0. Figure 15(b) indicates that increasing the PLL bandwidth ωpll from 697 rad/s to 1394 rad/s and 2091 rad/s slightly decreases pclpc,maxpu from 1.1 p.u. to 1.0 p.u. and 0.9 p.u., respectively, where PLL rather than CLPC determines the MPTC. Figure 15(c) shows that increasing qpu from 0.3 p.u. to 0.6 p.u. and 0.9 p.u. reduces pclpc,maxpu from 0.9 p.u. to 0.6 p.u. and 0.4 p.u., with PLL determining the MPTC in all scenarios.

Fig. 15  Eigenvalue loci of system with CLPC as active power increases. (a) SCR variation with ωpll=697 rad/s, qpu=0 p.u., ωacc=400 rad/s, and ωpc= 40 rad/s. (b) PLL bandwidth variation with SCR=2.0, qpu=0 p.u., ωacc=400 rad/s, and ωpc=40 rad/s. (c) Reactive power qpu variation with SCR=2.0, ωpll=1394 rad/s, ωacc=400 rad/s, and ωpc=40 rad/s. (d) ACC bandwidth ωacc variation with SCR=2.0, ωpll=697 rad/s, qpu=0 p.u., and ωpc=40 rad/s. (e) PC bandwidth ωpc variation with SCR=2.0, ωpll=697 rad/s, qpu=0 p.u., and ωacc=400 rad/s.

Figure 15(d) and (e) shows that increasing both the ACC bandwidth ωacc from 400 rad/s to 4000 rad/s and 8000 rad/s and the PC bandwidth ωpc from 40 rad/s to 400 rad/s and 800 rad/s enhances low-frequency stability, indicating that a fast CLPC may improve the MPTC.

Figure 12(b) shows the eigenvalue loci of the system with CLPC considering variations in the PCC voltage v2,ds. The results indicate that the MPTC pclpc,maxpu increases as qpu rises from 0.3 to 0.6 p.u., but decreases as qpu further increases to 1.5 p.u.. Unlike Fig. 12(a), which shows the system with OLPC, the oscillation frequency in Fig. 12(b) slightly decreases as qpu increases. Additionally, the CLPC-related real eigenvalues shift to the left, stabilizing the system.

Figure 13 shows that the Bode diagrams of the dq- and qq-axis admittance components for GFLIs with ACC-PLL and CLPC converge as the PLL bandwidth ωpll increases. This indicates that when the PLL is sufficiently fast, both the PLL and CLPC contribute independently to the input admittance, with no coupling between them. This observation aligns with the insight drawn for the GFLI with OLPC.

IV. Experimental Verification

Figure 16 illustrates the configuration of the scaled-down experimental setup used in the lab. The setup consists of a 320 V DC source, a line-to-line 110 V Regatron grid simulator, and a 1.896 kvar Imperix inverter controlled by a BoomBox Imperix Controller. The rated current is 14.04 A, corresponding to a base impedance of 6.41 Ω. The SCR is set to be 1.90, with a grid impedance angle of 80°, i.e., Rg=585 mΩ and Lg=10.56 mH. Additionally, a 4.7 mH filter inductance and a 160 mΩ filter resistance are employed. The bandwidths of the ACC, PLL, and CLPC are 592 rad/s, 194 rad/s, and 5.92 rad/s, respectively. The PCC voltage feed-forward coefficient γ is 0.1/160. The time constants for the voltage and current low-pass filters are 20 ms and 2 ms, respectively.

Fig. 16  Scaled-down experimental setup used in lab.

A. Verification of Effect of ACC Bandwidth on MPTC

In this experimental test, the power control is disabled. Figure 17(a)-(d) presents the experimental results of the grid current as the ACC bandwidth ωacc is set to be 355.2 rad/s, 414.4 rad/s, 473.6 rad/s, and 532.8 rad/s, respectively. The results indicate that the MPTC for the four cases is 0.15 p.u., 0.3 p.u., 0.6 p.u., and 0.8 p.u., respectively, demonstrating that the MPTC increases with the ACC bandwidth.

Fig. 17  Experimental results of grid current under different ACC bandwidths ωacc. (a) 355.2 rad/s. (b) 414.4 rad/s. (c) 473.6 rad/s. (d) 532.8 rad/s.

B. Verification of Effect of CLPC Bandwidth on MPTC

In this experimental test, the CLPC is enabled. Figure 18(a)-(d) presents the experimental results of grid current for an ACC bandwidth of ωacc=355.2 rad/s under different CLPC bandwidths ωpc, which are set to be 88.8 rad/s, 118.4 rad/s, 177.6 rad/s, and 236.8 rad/s, respectively. The results show that the MPTC for the four cases is 0.15 p.u., 0.3 p.u., 0.6 p.u., and 0.8 p.u., respectively, indicating that the MPTC increases with the CLPC bandwidth.

Additionally, Fig. 19(a)-(d) presents the experimental results of grid current for an ACC bandwidth of ωacc=414.4 rad/s under different CLPC bandwidths ωpc, which are set to be 5.92 rad/s, 88.8 rad/s, 106.56 rad/s, and 118.4 rad/s, respectively. The results indicate that the MPTC for these cases is 0.3 p.u., 0.4 p.u., 0.6 p.u., and 0.8 p.u., respectively. By comparing Figs. 18 and 19, it can be observed that with a faster ACC, a slower CLPC can be employed to inject the same maximum allowable active power.

Fig. 18  Experimental results of grid current for an ACC bandwidth of ωacc=355.2 rad/s under different CLPC bandwidths ωpc. (a) 88.8 rad/s. (b) 118.4 rad/s. (c) 177.6 rad/s. (d) 236.8 rad/s.

Fig. 19  Experimental results of grid current for an ACC bandwidth of ωacc=414.4 rad/s under different CLPC bandwidths ωpc. (a) 5.92 rad/s. (b) 88.8 rad/s. (c) 106.56 rad/s. (d) 118.4 rad/s.

V. Conclusion

This paper provides a comparative investigation into the effects of control loop interactions on the static and dynamic MPTCs of PLL-based GFLIs considering various control loops. The main conclusions can be summarized as follows. Both the power-angle relation and adverse control interactions can limit the MPTC. While reactive power injection typically increases the static MPTC by providing voltage support, it can reduce the dynamic MPTC due to intensified control loop interactions. A fast ACC enhances the PLL-induced low-frequency stability but compromises high-frequency stability induced by digital time delay. The OLPC and CLPC exhibit limited admittance reshaping effects when the PLL is sufficiently fast. However, fast power control can improve the PLL-induced low-frequency stability when a slower PLL is used. Future studies could explore whether these insights can apply to other grid conditions and examine the impact of voltage control on the MPTC.

References

1

N. Hatziargyriou, J. Milanovic, C. Rahmann et al., “Definition and classification of power system stability – revisited & extended,” IEEE Transactions on Power Systems, vol. 36, no. 4, pp. 3271-3281, Jul. 2021. [Baidu Scholar] 

2

IEEE Standard for Interconnection and Interoperability of Inverter-based Resources (IBRs) Interconnecting with Associated Transmission Electric Power Systems, IEEE Std 2800-2022, pp. 1-180, 2022. [Baidu Scholar] 

3

W. Zhou, N. Mohammed, and B. Bahrani, “Comprehensive modeling, analysis, and comparison of state-space and admittance models of PLL-based grid-following inverters considering different outer control modes,” IEEE Access, vol. 10, pp. 30109-30146, Mar. 2022. [Baidu Scholar] 

4

Y. Cheng, L. Fan, J. Rose et al., “Real-world subsynchronous oscillation events in power grids with high penetrations of inverter-based resources,” IEEE Transactions on Power Systems, vol. 38, no. 1, pp. 316-330, Jan. 2023. [Baidu Scholar] 

5

N. Modi, E. M. Farahani, A. Jalali et al., “Replication of real-world sub-synchronous oscillations in inverter-based resources dominated grid,” IEEE Transactions on Power Delivery, vol. 39, no. 3, pp. 1399-1406, Jun. 2024. [Baidu Scholar] 

6

J. Zhou, H. Ding, S. Fan et al., “Impact of short-circuit ratio and phase-locked-loop parameters on the small-signal behavior of a VSC-HVDC converter,” IEEE Transactions on Power Delivery, vol. 29, no. 5, pp. 2287-2296, Oct. 2014. [Baidu Scholar] 

7

L. Huang, C. Wu, D. Zhou et al., “A double-PLLs-based impedance reshaping method for extending stability range of grid-following inverter under weak grid,” IEEE Transactions on Power Electronics, vol. 37, no. 4, pp. 4091-4104, Apr. 2022. [Baidu Scholar] 

8

M. Zhao, X. Yuan, J. Hu et al., “Voltage dynamics of current control time-scale in a VSC-connected weak grid,” IEEE Transactions on Power Systems, vol. 31, no. 4, pp. 2925-2937, Jul. 2016. [Baidu Scholar] 

9

D. Zhu, S. Zhou, X. Zou et al., “Improved design of PLL controller for LCL-type grid-connected converter in weak grid,” IEEE Transactions on Power Electronics, vol. 35, no. 5, pp. 4715-4727, May 2020. [Baidu Scholar] 

10

X. Li and H. Lin, “A design method of phase-locked loop for grid-connected converters considering the influence of current loops in weak grid,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 8, no. 3, pp. 2420-2429, Sept. 2020. [Baidu Scholar] 

11

G. Wu, H. Sun, X. Zhang et al., “Parameter design oriented analysis of the current control stability of the weak-grid-tied VSC,” IEEE Transactions on Power Delivery, vol. 36, no. 3, pp. 1458-1470, Jun. 2021. [Baidu Scholar] 

12

S. Zhou, X. Zou, D. Zhu et al., “An improved design of current controller for LCL-type grid-connected converter to reduce negative effect of PLL in weak grid,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no. 2, pp. 648-663, Jun. 2018. [Baidu Scholar] 

13

H. Gong, X. Wang, and L. Harnefors, “Rethinking current controller design for PLL-synchronized VSCs in weak grids,” IEEE Transactions on Power Electronics, vol. 37, no. 2, pp. 1369-1381, Feb. 2022. [Baidu Scholar] 

14

S. Silwal, M. Karimi-Ghartemani, H. Karimi et al., “A multivariable controller in synchronous frame integrating phase-locked loop to enhance performance of three-phase grid-connected inverters in weak grids,” IEEE Transactions on Power Electronics, vol. 37, no. 9, pp. 10 348-10 359, Sept. 2022. [Baidu Scholar] 

15

Z. Xie, Y. Chen, W. Wu et al., “Stability enhancing voltage feed-forward inverter control method to reduce the effects of phase-locked loop and grid impedance,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 3, pp. 3000-3009, Jun. 2021. [Baidu Scholar] 

16

W. Zhou, N. Mohammed, and B. Bahrani, “Voltage and current dynamics cancellation of weak-grid-tied grid-following inverters for maximum transferable power improvement,” IEEE Transactions on Energy Conversion, vol. 39, no. 3, pp. 2053-2067, Sept. 2024. [Baidu Scholar] 

17

Y. Li, L. Fan, and Z. Miao, “Stability control for wind in weak grids,” IEEE Transactions on Sustainable Energy, vol. 10, no. 4, pp. 2094-2103, Oct. 2019. [Baidu Scholar] 

18

L. Fan, “Modeling type-4 wind in weak grids,” IEEE Transactions on Sustainable Energy, vol. 10, no. 2, pp. 853-864, Apr. 2019. [Baidu Scholar] 

19

G. Wu, J. Liang, X. Zhou et al., “Analysis and design of vector control for VSC-HVDC connected to weak grids,” CSEE Journal of Power and Energy Systems, vol. 3, no. 2, pp. 115-124, Jun. 2017. [Baidu Scholar] 

20

C. Collados-Rodriguez, M. Cheah-Mane, E. Prieto-Araujo et al., “Stability analysis of systems with high VSC penetration: where is the limit?” IEEE Transactions on Power Delivery, vol. 35, no. 4, pp. 2021-2031, Aug. 2020. [Baidu Scholar] 

21

C. Li, S. Wang, and J. Liang, “Tuning method of a grid-following converter for the extremely-weak-grid connection,” IEEE Transactions on Power Systems, vol. 37, no. 4, pp. 3169-3172, Jul. 2022. [Baidu Scholar] 

22

Y. Huang and D. Wang, “Effect of control-loops interactions on power stability limits of VSC integrated to AC system,” IEEE Transactions on Power Delivery, vol. 33, no. 1, pp. 301-310, Feb. 2018. [Baidu Scholar] 

23

A. J. Agbemuko, J. L. Domı̀nguez-Garcı̀a, O. Gomis-Bellmunt et al., “Passivity-based analysis and enhancement of a vector controlled VSC connected to a weak AC grid,” IEEE Transactions on Power Delivery, vol. 36, no. 1, pp. 156-167, Feb. 2021. [Baidu Scholar] 

24

D. Wang, L. Liang, L. Shi et al., “Analysis of modal resonance between PLL and DC-link voltage control in weak-grid tied VSCs,” IEEE Transactions on Power Systems, vol. 34, no. 2, pp. 1127-1138, Mar. 2019. [Baidu Scholar] 

25

Y. Huang, X. Yuan, J. Hu et al., “DC-bus voltage control stability affected by AC-bus voltage control in VSCs connected to weak AC grids,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 4, no. 2, pp. 445-458, Jun. 2016. [Baidu Scholar] 

26

J. Hu, Y. Huang, D. Wang et al., “Modeling of grid-connected DFIG-based wind turbines for DC-link voltage stability analysis,” IEEE Transactions on Sustainable Energy, vol. 6, no. 4, pp. 1325-1336, Oct. 2015. [Baidu Scholar] 

27

W. Zhou, Y. Wang, R. E. Torres-Olguin et al., “Effect of reactive power characteristic of offshore wind power plant on low-frequency stability,” IEEE Transactions on Energy Conversion, vol. 35, no. 2, pp. 837-853, Jun. 2020. [Baidu Scholar] 

28

W. Zhou, Y. Wang. R. E. Torres-Olguin, “DQ impedance reshaping of three-phase power-controlled grid-connected inverter for low-frequency stability improvement under weak grid condition,” in Proceedings of IEEE Energy Conversion Congress and Exposition (ECCE), Detroit, USA, Oct. 2020, pp. 1678-1685. [Baidu Scholar] 

29

G. Wu, H. Sun, B. Zhao et al., “Low-frequency converter-driven oscillations in weak grids: explanation and damping improvement,” IEEE Transactions Power Systems, vol. 36, no. 6, pp. 5944-5947, Nov. 2021. [Baidu Scholar] 

30

J. F. Morris, K. H. Ahmed, and A. Egea-Alvarez, “Analysis of controller bandwidth interactions for vector-controlled VSC connected to very weak AC grids,” IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 6, pp. 7343-7354, Dec. 2021. [Baidu Scholar] 

31

C. Henderson, A. Egea-Alvarez, S. Fekriasl et al., “The effect of grid-connected converter control topology on the diagonal dominance of converter output impedance,” IEEE Open Access Journal of Power and Energy, vol. 10, pp. 617-628, Sept. 2023. [Baidu Scholar]