Journal of Modern Power Systems and Clean Energy

ISSN 2196-5625 CN 32-1884/TK

Securing Wide-area Damping Controller Against Cyber Attacks Using Semi-supervised Generative Adversarial Network and Support Vector Machine-based Synthetic Minority Oversampling Technique
CSTR:
Author:
Affiliation:

Department of Electrical, Electronics, and Communication Engineering, Indian Institute of Technology Dharwad, Dharwad, India

Clc Number:

Fund Project:

This work was partially supported by Science and Engineering Research Board (No. CRG/2021/003827/EEC).

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    Wide-area measurement systems enable the transmission of measurement and control signals for wide-area damping controllers (WADCs) in smart grids. However, the vulnerability of the communication network makes the WADC susceptible to malicious cyber attacks, such as false data injection (FDI) attack and denial of service (DoS) attack. Researchers develope numerous supervised machine-learning and model-based solutions for attack detection. However, the partially labeled attack data, skewed class distributions, and the need for precise mathematical models present significant challenges for real-world attack detection. This paper introduces the cyber attack-resilient wide-area damping controller (CyResWadc) system framework to address these challenges. The proposed framework leverages semi-supervised generative adversarial network (SSGAN) model to handle partially labeled attack data. It utilizes the support vector machine-based synthetic minority oversampling technique (SVM-SMOT) for data oversampling to manage skewed class distributions. Furthermore, probing signals are used to stimulate the power system, facilitating the generation of synthetic attack scenarios under different operational conditions. If any attack is detected, an alternate pair of measurement and control signals is used for attack mitigation. The performance is validated on a developed hardware-in-the-loop (HIL) cyber-physical testbed built using the open parallel architecture laboratory-real time (OPAL-RT) simulator, industry-grade hardware, Network Simulator 3 (NS-3), and open platform for data collection (OpenPDC).

    Reference
    Related
    Cited by
Get Citation
Related Videos

Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:June 30,2024
  • Revised:November 08,2024
  • Adopted:
  • Online: January 30,2026
  • Published:
Article QR Code